
Chapter 2: ML410 Embedded Development Platform
R
The pinout shown in Figure 2-12 is compatible with the Parallel Cable IV (PC4) JTAG
programming solution. The J9 header is used when programming the FPGA by way of the
PC4 download cable.
GND
GND
GND
GND
GND
GND
1 3
1
GND
J9
INIT
NC
PC4_TDI
S Y S ACE_TDO
14
2
VCC 3 V 3
PC4_TM S
PC4_TCK
UG0 8 5_12_111505
Figure 2-12:
PC4 JTAG Connector Pinout (J9)
The JTAG configuration port on the System ACE CF controller is connected directly to the
JTAG interface of the FPGA, as shown in
Table 2-14 .Table 2-14:
JTAG Connection from System ACE CF to FPGA
Signal Name
FPGA_TCK
FPGA_TDO
FPGA_TDI
FPGA_TMS
System ACE Pin (U38)
80
81
82
85
FPGA Pin (U37)
AA14
W17
AA15
Y14
Non-Volatile Storage through the MPU Interface
In addition to programming the FPGA and storing bitstreams, the System ACE CF
controller can be used to facilitate general-use, non-volatile storage. The System ACE CF
controller provides an MPU interface for allowing a microprocessor to access the
CompactFlash memory, enabling the use of the CompactFlash card as a file system. The
System ACE MPU interface is capable of supporting 16-bit or 8-bit modes of operation
because all 16 data lines are wired to the FPGA.
Table 2-15 shows the connection between the System ACE MPU interface and the FPGA.
Table 2-15:
System ACE MPU Connection from FPGA to Controller
UCF Signal Name
SYSACE_FPGA_CLK
SYSACE_CLK_OE
SYSACE_MPA[0]
SYSACE_MPA[1]
SYSACE_MPA[2]
SYSACE_MPA[3]
SYSACE_MPA[4]
FPGA Pin
(U37)
AF16
AD4
AE6
AE4
AE3
AF6
AF5
Schematic Signal Name
SYSACE_FPGA_CLK
SYSACE_CLK_OE
SYSACE_MPA[00]
SYSACE_MPA[01]
SYSACE_MPA[02]
SYSACE_MPA[03]
SYSACE_MPA[04]
System ACE Pin
(U38)
93
77
70
69
68
67
45
46
ML410 Embedded Development Platform
UG085 (v1.7.2) December 11, 2008